

CLAIMS:

What is claimed is:

A1

1. A frequency-sensitive electrical circuit, comprising:
 2. First and second inputs;
 3. at least one transformer circuit having a first winding connected to the first input and a second winding connected to the second input;
 4. a first load connected in parallel to the first winding;
 5. a second load connected in parallel to the second winding;
 6. first and second outputs connected to the first and second windings, respectively;
 7. and
 8. a capacitor connected between the first and second outputs.
2. The circuit of claim 1, wherein a signal carrying both voice and data information is received at the first and second inputs.
3. The circuit of claim 1, wherein the circuit filters a lower-frequency portion of a signal received at the first and second inputs.
4. The circuit of claim 1, wherein the circuit reduces the distortion of a signal received at the first and second inputs and delivered at the first and second outputs.
5. The circuit of claim 1, further comprising a third output, connected via a second capacitor to the first input, and a fourth output, connected via a third capacitor to the second input.

1 6. A frequency-sensitive electrical circuit, comprising:
2 a first stage having first and second inputs and first and second outputs, the first
3 stage comprising
4 a parallel-connected first inductor and first resistor, connected between the
5 first input and first output,
6 a parallel-connected second inductor and second resistor, connected
7 between the second input and second output, the first and second inductors being
8 inductively coupled, and
9 a capacitor connected between the first and second outputs.

10 7. The circuit of claim 6, further comprising:
11 a second stage having first and second inputs and first and second outputs, the
12 first stage comprising
13 a parallel-connected first inductor and first capacitor, connected between the first
14 input and first output,
15 a parallel-connected second inductor and second capacitor, connected between the
16 second input and second output, the first and second inductors being inductively coupled,
17 and
18 a third capacitor connected between the first and second outputs,
19 wherein the first and second outputs of the second stage are operatively connected
20 to the first and second inputs of the first stage, respectively.

1 8. The circuit of claim 6, further comprising:
2 a third stage having first and second inputs and first and second outputs, the first
3 stage comprising
4 a first inductor connected between the first input and first output,
5 a second inductor connected between the second input and second output, the first
6 and second inductors being inductively coupled, and
7 a capacitor connected between the first and second outputs,
8 wherein the first and second outputs of the third stage are operatively connected to
9 the first and second inputs of the first stage, respectively.

10. The circuit of claim 6, wherein a signal carrying both voice and data information
11. The circuit of claim 6, wherein the circuit filters a lower-frequency portion of a
12. The circuit of claim 6, further comprising a third output, connected via a second
capacitor to the first input, and a fourth output, connected via a third capacitor to the
second input.

1 13. A telecommunications signal splitter, comprising:
2 First and second signal inputs;
3 at least one transformer circuit having a first winding connected to the first signal
4 input and a second winding connected to the second signal input;
5 a first load connected in parallel to the first winding;
6 a second load connected in parallel to the second winding;
7 first and second outputs connected to the first and second windings, respectively;

8 and

9 a capacitor connected between the first and second outputs.

10 14. The circuit of claim 13, wherein a signal carrying both voice and data information
11 is received at the first and second inputs.

12 15. The circuit of claim 13, wherein the circuit filters a lower-frequency portion of a
13 signal received at the first and second inputs.

14 16. The circuit of claim 13, wherein the circuit reduces the distortion of a signal
15 received at the first and second inputs and delivered at the first and second outputs.

16 17. The circuit of claim 13, further comprising a third output, connected via a second
17 capacitor to the first input, and a fourth output, connected via a third capacitor to the
18 second input.